.

Sunday, December 8, 2013

4 Bit Parallel Adder

1. OBJECTIVE Design Tar stay put/ object glass/calculation 1. To design a lap which pass on have the following criteria: a. stripped chip area b. tokenish transistor count c. negligible power dissipation d. Minimum propagation hamper (maximum speed possible) 2. To vex the hand-analyze of the chosen rotary architecture to get maximum performance 3. To prepare the foreplay test vectors and the expected results 4. To produce the testing methodology 5. To demonstrate the travel is functional and meet every design judicial admission 6. To extract the simulation results. 7. To analyze the differences among the results for hand-analysis, schematic delight and layout 2. sketch FUNCTIONAL EXPLANATION The project performed by this team go forth be the 4 bit parallel plebeian viper. The inaugural tincture in creating this is to focus in innovation a 1 bit common viper first. Given infra is a configuration of a 1 bit adder. The first stage of the adder is a XNOR door that has an output electric potential of VDD VTN where A and B are both VDD inputs. A teeming voltage sail XOR gate signal is generated using an inverter. This XOR gate and Cin input signals depart cooperate to generate Cout and SUM outputs with a maximum of iodin VT loss.
Ordercustompaper.com is a professional essay writing service at which you can buy essays on any topics and disciplines! All custom essays are written by professional writers!
Figure 1: 1-bit adder CMOS circuit This one bit adder after being knowing in mentor artistic creation testament be confined into a simple emblem below. This token will be repeated four times. The Cout will be carried frontwards until the 4th adde r. The symbol is shown below. Figure 2: ! !-bit adder symbol Figure 2: 1-bit adder CMOS symbol The fn-out are detached from the fan-in using buffer circuits at the inputs and the outputs. They will also assistant to smoothen the output voltages and reduce the propagation delay of the boilers suit adder. 3. DESIGN METHODOLOGY AND FLOW Specification / Definition established Entry Simulation Pass? stimulus Stimulus Layout DRC/LVS epenthetic Extraction Post-layout Simulation Tape-out Input Stimulus Pass? No No Yes Yes...If you want to get a full essay, instal it on our website: OrderCustomPaper.com

If you want to get a full essay, visit our page: write my paper

No comments:

Post a Comment